mirror of
https://gcc.gnu.org/git/gcc.git
synced 2026-02-22 03:46:53 -05:00
MIPS/testsuite: Use isa_rev=2 instead of >=2
So that they won't fail for r6 targets. gcc/testsuite/ChangeLog: * gcc.target/mips/mips16e2.c: Use isa_rev=2 instead of >=2. * gcc.target/mips/mips16e2-cache.c: Ditto. * gcc.target/mips/mips16e2-cmov.c: Ditto. * gcc.target/mips/mips16e2-gp.c: Ditto.
This commit is contained in:
@@ -1,4 +1,4 @@
|
||||
/* { dg-options "-mno-abicalls -mgpopt -G8 -mabi=32 isa_rev>=2 -mmips16e2" } */
|
||||
/* { dg-options "-mno-abicalls -mgpopt -G8 -mabi=32 isa_rev=2 -mmips16e2" } */
|
||||
/* { dg-skip-if "naming registers makes this a code quality test" { *-*-* } { "-O0" } { "" } } */
|
||||
|
||||
/* Test cache. */
|
||||
|
||||
@@ -1,4 +1,4 @@
|
||||
/* { dg-options "-mno-abicalls -mgpopt -G8 -mabi=32 isa_rev>=2 -mmips16e2 -mbranch-cost=2" } */
|
||||
/* { dg-options "-mno-abicalls -mgpopt -G8 -mabi=32 isa_rev=2 -mmips16e2 -mbranch-cost=2" } */
|
||||
/* { dg-skip-if "code quality test" { *-*-* } { "-O0" } { "" } } */
|
||||
|
||||
/* Test MOVN. */
|
||||
|
||||
@@ -1,4 +1,4 @@
|
||||
/* { dg-options "-mno-abicalls -mgpopt -G8 -mabi=32 isa_rev>=2 -mmips16e2" } */
|
||||
/* { dg-options "-mno-abicalls -mgpopt -G8 -mabi=32 isa_rev=2 -mmips16e2" } */
|
||||
/* { dg-skip-if "per-function expected output" { *-*-* } { "-flto" } { "" } } */
|
||||
|
||||
/* Generate GP-relative ADDIU. */
|
||||
|
||||
@@ -1,4 +1,4 @@
|
||||
/* { dg-options "-mno-abicalls -mgpopt -G8 -mabi=32 isa_rev>=2 -mmips16e2" } */
|
||||
/* { dg-options "-mno-abicalls -mgpopt -G8 -mabi=32 isa_rev=2 -mmips16e2" } */
|
||||
/* { dg-skip-if "per-function expected output" { *-*-* } { "-flto" } { "" } } */
|
||||
|
||||
/* ANDI is a two operand instruction. Hence, it won't be generated if src and
|
||||
|
||||
Reference in New Issue
Block a user